TEXAS INSTRUMENTS

TPS56220x 4.5 V to 17 V Input, 2-A Synchronous Step-Down Voltage Regulator in SOT-23

Check for Samples: TPS562200, TPS562209

FEATURES

- **D-CAP2™ Mode Control with 650-kHz Switching Frequency**
- **Input Voltage Range: 4.5 V to 17 V**
- **Output Voltage Range: 0.76 V to 7 V**
- **Integrated 122-mΩ and 72-mΩ FETs**
- **Advanced Eco-mode™ Pulse-skip (TPS562200)**
- **Low Shutdown Current Less than 10 µA**
- **2% Feedback Voltage Accuracy (25°C)**
- **Startup from Pre-Biased Output Voltage**
- **Cycle-By-Cycle Hiccup Over-current Limit**
- **Non-latch OVP, UVLO and TSD Protections**
- **Fixed Soft Start: 1 ms**

APPLICATIONS

- **Digital TV Power Supply**
- **High Definition Blu-ray Disc™ Players**
- **Networking Home Terminal**
- **Digital Set Top Box (STB)**

DESCRIPTION

The TPS562200 and TPS562209 are simple, easy-to-use, 2 A synchronous step-down (buck) converters in SOT-23 package.

The devices are optimized to operate with minimum external component counts and also optimized to achieve low standby current.

These switch mode power supply (SMPS) devices employ D-CAP2 mode control providing a fast transient response and supporting both low equivalent series resistance (ESR) output capacitors such as specialty polymer and ultra-low ESR ceramic capacitors with no external compensation components.

TPS562200 operates in Advanced Eco-mode, which maintains high efficiency during light load operation. TPS562209 always operates in continuous conduction mode, which doesn't increase the output ripple voltage in light load. The TPS562200 and TPS562209 are available in a 6-pin 1.6 x 2.9mm SOT (DDC) package, and specified from –40°C to 85°C of ambient temperature.

TPS562200 Efficiency

Load Transient Response

Simplified Schematic

ORDER NUMBER	PACKAGE (PIN)	BODY SIZE
TPS562200DDCT	DDC (6)	1,6mm x 2,9mm
TPS562200DDCR		
TPS562209DDCT		
TPS562209DDCR		

⚠ Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

D-CAP2, Eco-mode are trademarks of Texas Instruments.
Blu-ray Disc is a trademark of Blu-ray Disc Association.

⚠ These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PIN ASSIGNMENTS

**DDC PACKAGE
(TOP VIEW)**

1	GND		VBST	6
2	SW	TPS562200 TPS562209	EN	5
3	VIN		VFB	4

PIN FUNCTIONS

| PIN		DESCRIPTION
NAME	**NUMBER**	
GND	1	Ground pin Source terminal of low-side power NFET as well as the ground terminal for controller circuit. Connect sensitive VFB to this GND at a single point.
SW	2	Switch node connection between high-side NFET and low-side NFET.
VIN	3	Input voltage supply pin. The drain terminal of high-side power NFET.
VFB	4	Converter feedback input. Connect to output voltage with feedback resistor divider.
EN	5	Enable input control. Active high and must be pulled up to enable the device.
VBST	6	Supply input for the high-side NFET gate drive circuit. Connect a 0.1µF capacitor between VBST and SW pins.

FUNCTIONAL BLOCK DIAGRAM TPS562200

ABSOLUTE MAXIMUM RATINGS[1]

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT
		MIN	MAX	
Input voltage range	VIN, EN	−0.3	19	V
	VBST	−0.3	25	V
	VBST (10 ns transient)	−0.3	27	V
	VBST (vs SW)	−0.3	6.5	V
	VFB	−0.3	6.5	V
	SW	−2	19	V
	SW (10 ns transient)	−3.5	21	V
Operating junction temperature, T_J		−40	150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

HANDLING RATINGS

PARAMETER	DEFINITION	MIN	MAX	UNIT
T_{stg}	Storage temperature	−55	150	°C
ESD	Human Body Model (HBM)		2	kV
	Charged Device Model (CDM)		500	V

THERMAL INFORMATION

	THERMAL METRIC [1]	TPS562200, TPS562209	UNITS
		DDC (6 PINS)	
θ_{JA}	Junction-to-ambient thermal resistance	109.2	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance	44.5	
θ_{JB}	Junction-to-board thermal resistance	57.3	
ψ_{JT}	Junction-to-top characterization parameter	2.3	
ψ_{JB}	Junction-to-board characterization parameter	60.4	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{IN}	Supply input voltage range		4.5	17	V
V_I	Input voltage range	VBST	−0.1	23	V
		VBST (10 ns transient)	−0.1	26	
		VBST(vs SW)	−0.1	6	
		EN	−0.1	17	
		VFB	−0.1	5.5	
		SW	−1.8	17	
		SW (10 ns transient)	−3.5	20	
T_A	Operating free-air temperature		−40	85	°C

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range, VIN = 12V (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY CURRENT							
$I_{(VIN)}$	Operating – non-switching supply current	V_{IN} current, T_A = 25°C, EN = 5V, V_{FB} = 0.8 V	TPS562200		230	330	µA
			TPS562209		650	900	
$I_{(VINSDN)}$	Shutdown supply current	V_{IN} current, T_A = 25°C, EN = 0 V			3	10	µA
LOGIC THRESHOLD							
$V_{EN(H)}$	EN high-level input voltage	EN		1.6			V
$V_{EN(L)}$	EN low-level input voltage	EN				0.6	V
R_{EN}	EN pin resistance to GND	V_{EN} = 12 V		225	350	800	kΩ
V_{FB} VOLTAGE AND DISCHARGE RESISTANCE							
$V_{FB(TH)}$	V_{FB} threshold voltage	T_A = 25°C, V_O = 1.05 V, I_O = 10mA, Eco-mode™ operation	TPS562200		772		mV
		T_A = 25°C, V_O = 1.05 V, continuous mode operation		749	765	781	mV
$I_{(VFB)}$	V_{FB} input current	V_{FB} = 0.8V, T_A = 25°C			0	±0.1	µA
MOSFET							
$R_{DS(on)h}$	High side switch resistance	T_A = 25°C, V_{BST} – SW = 5.5 V			122		mΩ
$R_{DS(on)l}$	Low side switch resistance	T_A = 25°C			72		mΩ
CURRENT LIMIT							
I_{ocl}	Current limit [1]	DC current, V_{OUT} = 1.05 V, L_{OUT} = 2.2 µF		2.5	3.2	4.3	A
THERMAL SHUTDOWN							
T_{SDN}	Thermal shutdown threshold[1]	Shutdown temperature			155		°C
		Hysteresis			35		
ON-TIME TIMER CONTROL							
t_{ON}	On time	V_{IN} = 12 V, V_O = 1.05 V			150		ns
$t_{OFF(MIN)}$	Minimum off time	T_A = 25°C, V_{FB} = 0.5 V			260	310	ns
SOFT START							
t_{ss}	Soft-start time	Internal soft-start time		0.7	1	1.3	ms
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION							
V_{OVP}	Output OVP threshold	OVP Detect (L > H)			125%		
V_{UVP}	Output Hiccup threshold	Hiccup detect (H > L)			65%		
t_{UVPEN}	Output Hiccup enable delay	Relative to soft-start time			x1.7		
UVLO							
UVLO	UVLO threshold	Wake up VIN voltage		3.45	3.75	4.05	V
		Hysteresis VIN voltage		0.13	0.32	0.48	

(1) Not production tested

![Texas Instruments]

TEXAS INSTRUMENTS

TPS562200, TPS562209

www.ti.com

SLVSCB0A –JANUARY 2014–REVISED JANUARY 2014

TYPICAL CHARACTERISTICS TPS562200

V_{IN} = 12 V (unless otherwise noted).


Figure 1. Supply Current vs Junction Temperature

Figure 2. VIN Shutdown Current vs Junction Temperature


Figure 3. VFB Voltage vs Junction Temperature


Figure 4. EN Current vs EN Voltage


Figure 5. 1.05V Output Voltage vs VIN Voltage

Figure 6. 1.05V Output Voltage vs Output Current

Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback 7

Product Folder Links :*TPS562200 TPS562209*

TYPICAL CHARACTERISTICS TPS562200 (continued)

V_{IN} = 12 V (unless otherwise noted).

Figure 7. Efficiency vs Output Current

Figure 8. Efficiency vs Output Current (V_{IN} = 5 V)


Figure 9. Output Current vs Ambient Temperature

**Figure 10. Switching Frequency vs Input Voltage**

Figure 11. Switching Frequency vs Output Current


Figure 12. Startup Wave Form

Product Folder Links :*TPS562200 TPS562209*

TYPICAL CHARACTERISTICS TPS562200 (continued)

V_{IN} = 12 V (unless otherwise noted).

Figure 13. 1.05V Load Transient Response (I_{OUT}: 0.05 A to 2 A)

Figure 14. Voltage Ripple at Output (I_O = 2 A)

Figure 15. Voltage Ripple at Input (I_O = 2 A)

TYPICAL CHARACTERISTICS TPS562209

V_{IN} = 12 V (unless otherwise noted).

Figure 16. Supply Current vs Junction Temperature



Figure 17. VIN Shutdown Current vs Junction Temperature

**Figure 18. VFB Voltage vs Junction Temperature**


Figure 19. EN Current vs EN Voltage

Figure 20. 1.05V Output Voltage vs VIN Voltage

Figure 21. 1.05V Output Voltage vs Output Current

Product Folder Links :*TPS562200 TPS562209*

TYPICAL CHARACTERISTICS TPS562209 (continued)

V_{IN} = 12 V (unless otherwise noted).

Figure 22. Efficiency vs Output Current

Figure 23. Efficiency vs Output Current (V_{IN} = 5 V)

Figure 24. Output Current vs Ambient Temperature

Figure 25. Switching Frequency vs Input Voltage

Figure 26. Switching Frequency vs Output Current

**Figure 27. Startup Wave Form**

TYPICAL CHARACTERISTICS TPS562209 (continued)

V_{IN} = 12 V (unless otherwise noted).

Time = 100 µs/div

Figure 28. 1.05V Load Transient Response (I_{OUT}: 0 A to 2 A)

Time = 400 ns/div

Figure 29. Voltage Ripple at Output (I_{OUT} = 2A)

Time = 400 ns/div

Figure 30. Voltage Ripple at Input (I_{OUT} = 2 A)

Product Folder Links :*TPS562200 TPS562209*

Detailed Description

OVERVIEW

The TPS562200 and TPS562209 are 2-A synchronous step-down converters. The proprietary D-CAP2™mode control supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of D-CAP2™ mode control can reduce the output capacitance required to meet a specific level of performance.

The Adaptive On-Time Control and PWM Operation

The main control loop of the TPS562200 and TPS562209 are adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. The D-CAP2™ mode control combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one shot timer expires. This one shot duration is set proportional to the converter input voltage, V_{IN}, and inversely proportional to the output voltage, V_O, to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

Advanced Eco-Mode™ Control (TPS562200)

The TPS562200 is designed with Advanced Eco-mode™ to maintain high light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The transition point to the light load operation $I_{OUT(LL)}$ current can be calculated in Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$

(1)

Soft Start and Pre-Biased Soft Start

The TPS562200 and TPS562209 have an internal 1 ms soft-start. When the EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator. If the output capacitor is pre-biased at startup, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage VFB. This scheme ensures that the converters ramp up smoothly into regulation point.

Current Protection

The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored during the OFF state by measuring the low-side FET drain to source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN}, V_{OUT}, the on-time and the output inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT}. If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse, even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the over current condition exists consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL threshold is returned to the higher value.

Product Folder Links :*TPS562200 TPS562209*

There are some important considerations for this type of over-current protection. The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the VFB voltage falls below the UVP threshold voltage, the UVP comparator detects it. Then, the device shuts down after the UVP delay time (typically 14 μs) and re-start after the hiccup time (typically 12 ms).

When the overcurrent condition is removed, the output voltage returns to the regulated value.

Over Voltage Protection

TPS562200 and TPS562209 detect overvoltage condition by monitoring the feedback voltage (VFB). When the feedback voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high and both the high-side MOSFET driver and the low-side MOSFET driver turn off. This function is non-latch operation.

UVLO Protection

Undervoltage lock out protection (UVLO) monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. This protection is non-latching.

Thermal Shutdown

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 155°C), the device is shut off. This is a non-latch protection

Product Folder Links :*TPS562200 TPS562209*

APPLICATION AND IMPLEMENTATION

DESIGN GUIDE

Step by Step Design Procedure

To begin the design process, the user must know a few application parameters:
- Input voltage range
- Output voltage
- Output current
- Output voltage ripple
- Input voltage ripple

Figure 31. 1.05V/2A Reference Design

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 2 to calculate V_{OUT}.

To improve efficiency at light loads consider using larger value resistors, too high of resistance will be more susceptible to noise and voltage errors from the VFB input current will be more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R2}{R3}\right)$$

(2)

Output Filter Selection

The LC filter used as the output filter has double pole at:

$$F_P = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$

(3)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the device. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

Table 1. Recommended Component Values

Output Voltage (V)	R2 (kΩ)	R3 (kΩ)	C7 (pF)[1] MAX	L1 (µH)			C5 + C6 (µF)
				MIN	TYP	MAX	
1	15.4	49.9		1.5	2.2	4.7	20 - 68
1.05	18.7	49.9		1.5	2.2	4.7	20 - 68
1.2	28.7	49.9		1.5	2.2	4.7	20 - 68
1.5	47.5	49.9		1.5	2.2	4.7	20 - 68
1.8	68.1	49.9	10	1.5	2.2	4.7	20 - 68
2.5	113	49.9	10	2.2	3.3	4.7	20 - 68
3.3	165	49.9	10	2.2	3.3	4.7	20 - 68
5	274	49.9	10	3.3	4.7	4.7	20 - 68
6.5	374	49.9	10	3.3	4.7	4.7	20 - 68

(1) Optional

For higher output voltages, additional phase boost can be achieved by adding a feed forward capacitor (C7) in parallel with R2

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5 and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current. Use 650 kHz for f_{SW}.

Use 650 kHz for f_{SW}. Make sure the chosen inductor is rated for the peak current of Equation 5 and the RMS current of Equation 6.

$$Il_{P-P} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_O \times f_{SW}}$$
(4)

$$Il_{PEAK} = I_O + \frac{Il_{P-P}}{2}$$
(5)

$$I_{LO(RMS)} = \sqrt{I_O{}^2 + \frac{1}{12}Il_{P-P}{}^2}$$
(6)

For this design example, the calculated peak current is 2.34 A and the calculated RMS current is 2.01 A. The inductor used is a TDK CLF7045T-2R2N with a peak current rating of 5.5-A and an RMS current rating of 4.3-A

The capacitor value and ESR determines the amount of output voltage ripple. The device is intended for use with ceramic or other low ESR capacitors. Recommended values range from 20 µF to 68 µF. Use Equation 7 to determine the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}}$$
(7)

For this design two TDK C3216X5R0J226M 22 µF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

Input Capacitor Selection

The device requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 µF is recommended for the decoupling capacitor. An additional 0.1 µF capacitor(C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

Bootstrap Capacitor Selection

A 0.1 µF ceramic capacitor must be connected between the VBST to SW pin for proper operation. It is recommended to use a ceramic capacitor.

LAYOUT GUIDELINES

1. 1. VIN and GND traces should be as wide as possible to reduce trace impedance. The wide areas are also of advantage from the view point of heat dissipation.
2. The input capacitor and output capacitor should be placed as close to the device as possible to minimize trace impedance.
3. Provide sufficient vias for the input capacitor and output capacitor.
4. Keep the SW trace as physically short and wide as practical to minimize radiated emissions.
5. Do not allow switching current to flow under the device.
6. A separate VOUT path should be connected to the upper feedback resistor
7. Make a Kelvin connection to the GND pin for the feedback path.
8. Voltage feedback loop should be placed away from the high-voltage switching trace, and preferably has ground shield.
9. The trace of the VFB node should be as small as possible to avoid noise coupling.
10. The GND trace between the output capacitor and the GND pin should be as wide as possible to minimize its trace impedance.


Figure 32. Typical Layout

REVISION HISTORY

Changes from Original (January 2014) to Revision A **Page**

• Changed the device status From: Product Preview To: Production 1

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS562200DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85		Samples
TPS562200DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85		Samples
TPS562209DDCR	ACTIVE	SOT	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85		Samples
TPS562209DDCT	ACTIVE	SOT	DDC	6	250	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 85		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS562200DDCR	SOT	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS562200DDCT	SOT	DDC	6	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS562209DDCR	SOT	DDC	6	3000	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3
TPS562209DDCT	SOT	DDC	6	250	180.0	9.5	3.17	3.1	1.1	4.0	8.0	Q3

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS562200DDCR	SOT	DDC	6	3000	180.0	180.0	30.0
TPS562200DDCT	SOT	DDC	6	250	180.0	180.0	30.0
TPS562209DDCR	SOT	DDC	6	3000	180.0	180.0	30.0
TPS562209DDCT	SOT	DDC	6	250	180.0	180.0	30.0

DDC (R−PDSO−G6)   PLASTIC SMALL−OUTLINE

$\frac{0,50}{0,30}$ | ⊕ | 0,20 Ⓜ

$\boxed{0,95}$

6   4

$\frac{3,05}{2,55}$

$\frac{1,75}{1,45}$

Pin 1
Index Area

1    $\frac{3,05}{2,75}$ 3

$\frac{0,20}{0,12}$

Gage Plane

0°−8°   0,25

$\frac{0,60}{0,30}$

$\frac{1,00}{0,70}$

1,10
MAX

$\frac{0,10}{0,00}$

Seating Plane

⌐ 0,10

4204403−3/E 06/05

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Body dimensions do not include mold flash or protrusion.
          D.   Falls within JEDEC MO−193 variation AA (6 pin).

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		